Results for "((memory and hub and processor<in>metadata) <and> (bus<in>metadata))"

e-mail printer friendly

Your search matched **11** of **1331196** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

((memory and hub and processor<in>metadata) <and> (bus<in>metadata)) Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Using the Memory Channel Network**
   Gillett, R.; Kaufmann, R.;
   Micro, IEEE
   Volume 17, Issue 1, Jan.-Feb. 1997 Page(s):19 - 25
   Digital Object Identifier 10.1109/40.566189
   AbstractPlus | References | Full Text: PDF(104 KB) IEEE JNL
   Rights and Permissions

2. **Itanium 2 processor 6M: higher frequency and larger L3 cache**
   Rusu, S.; Muljono, H.; Cherkauer, B.;
   Micro, IEEE
   Volume 24, Issue 2, Mar-Apr 2004 Page(s):10 - 18
   Digital Object Identifier 10.1109/MM.2004.1289279
   AbstractPlus | Full Text: PDF(491 KB) IEEE JNL
   Rights and Permissions

3. **T-Rex, a blade packaging architecture for mainframe servers**
   Katopis, G.A.; Becker, W.D.; Harrer, H.H.;
   Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on]
   Volume 28, Issue 1, Feb 2005 Page(s):24 - 31
   Digital Object Identifier 10.1109/TADVP.2004.841649
   AbstractPlus | Full Text: PDF(1216 KB) IEEE JNL
   Rights and Permissions

4. **Using Distributed Microprocessor Systems in Marine Applications**
   Swift, S.;
   OCEANS
   Volume 15, Aug 1983 Page(s):150 - 154
   AbstractPlus | Full Text: PDF(440 KB) IEEE CNF
   Rights and Permissions

5. **Distributed data acquisition system for substation bus protection and monitoring**
   Barrick, S.D.;
   WESCON/98
   15-17 Sept. 1998 Page(s):315 - 320
   Digital Object Identifier 10.1109/WESCON.1998.716474
   AbstractPlus | Full Text: PDF(484 KB) IEEE CNF
   Rights and Permissions

6. **A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2**

decoder
Suzuoki, M.; Kutaragi, K.; Hiroi, T.; Magoshi, H.; Okamoto, S.; Oka, M.; Ohba, A.; Yamamoto, Y.; Furuhashi, M.; Tanaka, M.; Yutaka, T.; Okada, T.; Nagamatsu, M.; Urakawa, Y.; Funyu, M.; Kunimatsu, A.; Goto, H.; Hashimoto, K.; Ide, N.; Murakami, H.; Ohtaguro, Y.; Aono, A.;
Solid-State Circuits, IEEE Journal of
Volume 34, Issue 11, Nov. 1999 Page(s):1608 - 1618
Digital Object Identifier 10.1109/4.799870

AbstractPlus | References | Full Text: PDF(640 KB) IEEE JNL
Rights and Permissions

7. **The 82460GX server/workstation chip set**
Dahlen, E.; Gustin, J.; Meredith, S.; Moran, O.;
Micro, IEEE
Volume 20, Issue 6, Nov.-Dec. 2000 Page(s):69 - 75
Digital Object Identifier 10.1109/40.888705

AbstractPlus | References | Full Text: PDF(96 KB) IEEE JNL
Rights and Permissions

8. **Multiprocessing in real-time systems: Part 5**
Fowler, K.;
Instrumentation & Measurement Magazine, IEEE
Volume 6, Issue 1, March 2003 Page(s):51 - 54
Digital Object Identifier 10.1109/MIM.2003.1184293

AbstractPlus | Full Text: PDF(1411 KB) IEEE JNL
Rights and Permissions

9. **Protection, control, reliability and diagnostic improvements via single-processor control of circuit breakers in low voltage switchgear**
Valdes, M.E.; Purkayastha, I.; Papallo, T.;
Pulp and Paper Industry Technical Conference, 2004. Conference Record of the 2004 Annual
27 June-1 July 2004 Page(s):146 - 155

AbstractPlus | Full Text: PDF(1122 KB) IEEE CNF
Rights and Permissions

10. **Power delivery validation of processor front side bus**
Suryakumar, M.; Jiangqi He;
Electronic Components and Technology, 2005. ECTC '05. Proceedings
31 May-3 June 2005 Page(s):746 - 750 Vol. 1
Digital Object Identifier 10.1109/ECTC.2005.1441353

AbstractPlus | Full Text: PDF(456 KB) IEEE CNF
Rights and Permissions

11. **The simple RS232 hub to interface microcontroller peripheral devices with the central processor**
Lekic, N.; Mijanovic, Z.; Dragovic-Ivanovic, R.; Filipovic, D.;
Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003 10th IEEE International Conference on
Volume 3, 14-17 Dec. 2003 Page(s):1208 - 1211 Vol.3
Digital Object Identifier 10.1109/ICECS.2003.1301730

AbstractPlus | Full Text: PDF(1417 KB) IEEE CNF
Rights and Permissions

Indexed by Inspec®

Refine Search

Search Results -

Terms	Documents
L1 same "memory bus"	43

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L3

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Tuesday, March 28, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT,USOC; PLUR=YES; OP=OR			
L3	L1 same "memory bus"	43	L3
L2	L1 same bus	98	L2
L1	"memory hub" same controller same processor	126	L1

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 same "memory bus"	0

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L4

Refine Search

Recall Text Clear Interrupt

Search History

DATE: Tuesday, March 28, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L4	L1 same "memory bus"	0	L4
DB=PGPB,USPT,USOC; PLUR=YES; OP=OR			
L3	L1 same "memory bus"	43	L3
L2	L1 same bus	98	L2
L1	"memory hub" same controller same processor	126	L1

END OF SEARCH HISTORY

Using the Memory Channel Network

Gillett, R. Kaufmann, R.
Digital Equip. Corp., USA;

This paper appears in: Micro, IEEE
Publication Date: Jan.-Feb. 1997
Volume: 17 , Issue: 1
On page(s): 19 - 25
ISSN: 0272-1732
CODEN: IEMIDZ
INSPEC Accession Number:5502596
Digital Object Identifier: 10.1109/40.566189
Posted online: 2002-08-06 21:25:54.0

Abstract
Digital has announced and shipped this first-generation, high-performance network for clusters, the **Memory** Channel for PCI network, and all SMP AlphaServers running Digital Unix support it. Digital has publicly demonstrated **Memory** Channel-connected systems running Windows/NT. The **Memory** Channel network does not require functionality beyond the PCI **bus** specification and works with any system having a PCI I/O slot. Production **Memory** Channel clusters can be as large as eight nodes (limited only by first-generation hardware) of 12 **processors** each (96 **processors**). One such cluster installed at Supercomputing 95 ran clusterwide applications using High Performance Fortran, PVM, and MPI. A four-node, 48 **processor Memory** Channel cluster, using Oracle Parallel Server, has held the record for TPC-C benchmarks since its introduction in April 1996. The same **Memory** Channel network used to connect this high-end database configuration also cost-effectively supports configuration of two-node, single-**processor** clusters. Latency over **Memory** Channel for a one-way, user-process-to-user-process message is 2.9 microseconds. The **processor** overhead is less than 150 ns for a 32-byte message. Standard message-passing APIs benefit greatly from this underlying capability

Index Terms
Inspec
Controlled Indexing
DEC computers computer networks network interfaces

Non-controlled Indexing
Digital **Memory** Channel **Memory** Channel Network PCI **bus** message-passing network for clusters
Author Keywords
Not Available

References

1 A. Geist et al., *PVM 3 User's Guide and Reference Manual*, Oak Ridge National Laboratory, Oak Ridge, Tenn., May 1994.
[Buy Via AskIEEE]

2 J. Harris et al., "Compiling High Performance Fortran for Distributed-Memory Systems," *Digital Technical J.*, Vol. 7, No. 3, 1995, pp. 5-23.
[Buy Via Ask*IEEE]

3 J. Lawton et al., "Building a High-Performance Message-Passing System for Memory Channel Clusters, *Digital Tech. J.*, Vol. 8, No. 2, Oct. 1996, pp. 96-116.
[Buy Via Ask*IEEE]

4 http://www.mcs.anl.gov/Papers/Lusk/mississippi/paper.html.

5 H. Cassanova, J. Dongarra and W. Jiang, "The Performance of PVM on MPP Systems," Tech. Report ut-cs-95-301, Computer Science Dept., Univ. of Tennessee, Knoxville.

6 R. Kaufmann and T. Reddin, "Digital"s Clusters and Scientific Parallel Applications," *Proc. Compcon*, 1996, pp. 250-253.
[Abstract] [PDF Full-Text (340KB)]

7 R. Gillett, M. Collins and D. Pimm, "Overview of Network Memory Channel for PCI," *Proc. Compcon 96*, IEEE Computer Society Press, Los Alamitos, Calif., 1996, pp. 244-249.
[Abstract] [PDF Full-Text (440KB)]

8 http://www.mcs.anl.gov/mpi/mpich/index.html.

9 http://www.digital.com:80/info/hpc/software/dpvmnew.html.

10 Contact mpi@ilo.dec.com for details.

11 C.H. Koelbel et al., *The High Performance Fortran Handbook*, MIT Press, Cambridge, Mass., 1994.
[Buy Via Ask*IEEE]

12 E.G. Benson et al., "Design of Digital"s Parallel Software Environment, *Digital Technical J.*, Vol. 7, No. 3, 1995, pp. 24-38.
[Buy Via Ask*IEEE]

13 D. Scales, M. Burrows and C.A. Thekkath, "Experience with Parallel Computing on the AN2 Network," *Proc. 10th IEEE Int"l Parallel Processing Symp.*, IEEE CS Press, 1996, pp. 94-103.
[Abstract] [PDF Full-Text (892KB)]

14 http://www.epcc.ed.ac.uk/t3dmpi/Product/Performance/.

15 http://www.research.ibm.com/people/f/franke/MPI/mpifperf.html#latency.

Citing Documents

1 The Virtual Interface Architecture, Dunning, D.; Regnier, G.; McAlpine, G.; Cameron, D.; Shubert, B.; Berry, F.; Merritt, A.M.; Gronke, E.; Dodd, C.
Micro, IEEE
On page(s): 66-76, Volume: 18, Issue: 2, Mar/Apr 1998
Abstract | Full Text: PDF (172)

View Search Results | Next Article

Results for "(((memory hub) and processor<in>metadata) <and> ((memory bus) and controller<in&g..."

e-mail printer friendly

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

(((memory hub) and processor<in>metadata) <and> ((memory bus) and controller< Search >

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.